mirror/buildroot
1
0
Fork 0
mirror of https://gitlab.com/buildroot.org/buildroot.git synced 2026-09-09 07:51:59 -09:00
Code Issues Packages Projects Releases Wiki Activity

package/riscv-isa-sim: fix typo in comment

Browse Source 
Fix typo in comment added by commit
ea033cecf9

Signed-off-by: Fabrice Fontaine <fontaine.fabrice@gmail.com>
Signed-off-by: Yann E. MORIN <yann.morin.1998@free.fr>
This commit is contained in:
Fabrice Fontaine
2022-01-11 23:24:28 +01:00
committed by Yann E. MORIN
parent af5b1ec68b
commit 280ad2e3d3
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
package/riscv-isa-sim/Config.in.host
View File

@@ -1,6 +1,6 @@
config BR2_PACKAGE_HOST_RISCV_ISA_SIM
bool "host riscv-isa-sim"
depends on BR2_HOST_GCC_AT_LEAST_4_9 # C++1
depends on BR2_HOST_GCC_AT_LEAST_4_9 # C++11
help
Spike, the RISC-V ISA Simulator, implements a functional
model of one or more RISC-V harts.