mirror/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-09-28 17:11:11 -09:00
Code Issues Packages Projects Releases Wiki Activity

Update to RISCV processor module

Browse Source
This commit is contained in:
mumbel
2020-10-04 22:09:30 -05:00
committed by ghidra1
parent 149407a682
commit c9ae8bdd8d
49 changed files with 5616 additions and 1555 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
Ghidra/Processors/RISCV/data/patterns/riscv_gc_patterns.xml
View File

@@ -1,16 +1,49 @@
<patternlist>
<patternpairs totalbits="16" postbits="16">
<patternpairs totalbits="32" postbits="0">
<prepatterns>
<!-- ATTN these patterns are above the insructions in sinc -->
<!-- 76543210 54321098 32109876 10987654 -->
<data>10000010 10000000</data> <!-- ret -->
<data>01101111 ....0000 ........ ........</data> <!-- j imm -->
<data>......01 101.....</data> <!-- c.j imm -->
</prepatterns>
<postpatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>0.....01 01110001</data> <!-- c.addi16sp sp,-imm -->
<data>0.....01 00010001</data> <!-- c.addi sp,-imm -->
<funcstart/>
</postpatterns>
</patternpairs>
<patternpairs totalbits="48" postbits="0">
<prepatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>10000010 10000000</data> <!-- ret -->
<data>......01 101.....</data> <!-- c.j imm -->
</prepatterns>
<postpatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>00010011 00000001 ....0001 1.......</data> <!-- addi sp,sp,-imm -->
<data>.0010111 ........ ........ ........</data> <!-- auipc rd,imm-->
<funcstart/>
</postpatterns>
</patternpairs>
<patternpairs totalbits="48" postbits="0">
<prepatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>01101111 ....0000 ........ ........</data> <!-- j imm -->
</prepatterns>
<postpatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>0.....01 01110001</data> <!-- c.addi16sp sp,-imm -->
<data>0.....01 00010001</data> <!-- c.addi sp,-imm -->
<funcstart/>
</postpatterns>
</patternpairs>
<patternpairs totalbits="64" postbits="0">
<prepatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>01101111 ....0000 ........ ........</data> <!-- j imm -->
</prepatterns>
<postpatterns>
<!-- 76543210 54321098 32109876 10987654 -->
<data>00010011 00000001 ....0001 1.......</data> <!-- addi sp,sp,-imm -->
<data>.0010111 ........ ........ ........</data> <!-- auipc rd,imm-->
<funcstart/>