mirror/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-09-25 17:00:36 -09:00
Code Issues Packages Projects Releases Wiki Activity

GP-3875 fixed mips ei and di handling of zero register

Browse Source
This commit is contained in:
James
2023-12-11 19:16:46 +00:00
parent 867ab256b0
commit ea7dedde14
1 changed files with 0 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Ghidra/Processors/MIPS/data/languages/mips32Instructions.sinc
View File

@@ -162,7 +162,6 @@ define pcodeop special2;
# 0100 0001 011t tttt 0110 0000 0000 0000
:di is $(AMODE) & prime=0x10 & mfmc0=0x0B & rd=0x0C & fct2=0x0 & bit5=0x0 & zero3=0x0 & rt=0x0 {
zero = Status;
Status = Status & -2; # clearing last bit (ffff..fffe == -2 signed)
}
:di RT is $(AMODE) & prime=0x10 & mfmc0=0x0B & rd=0x0C & fct2=0x0 & bit5=0x0 & zero3=0x0 & RT {
@@ -176,7 +175,6 @@ define pcodeop special2;
# 0100 0001 011t tttt 0110 0000 0010 0000
:ei is $(AMODE) & prime=0x10 & mfmc0=0x0B & rd=0x0C & fct2=0x0 & bit5=0x01 & zero3=0x0 & rt=0x0 {
zero = Status;
Status = Status | 1;
}
:ei RT is $(AMODE) & prime=0x10 & mfmc0=0x0B & rd=0x0C & fct2=0x0 & bit5=0x01 & zero3=0x0 & RT {