mirror/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-10-22 18:22:23 -09:00
Code Issues Packages Projects Releases Wiki Activity
Files
dfd0652ec1ff0dc0d723fa2c02fad7cee7d1ef4e
ghidra/Ghidra/Processors/RISCV/data/languages
History
Dan 7dd417b6be GP-5051: Distinct qemu-system launcher.
2024-12-04 08:43:26 -05:00
..
riscv32-fp.cspec
GP-2905: Fixed regression in handling of spacebase register values that
2023-02-07 10:51:56 -05:00
riscv32.cspec
GP-2905: Fixed regression in handling of spacebase register values that
2023-02-07 10:51:56 -05:00
riscv32.dwarf
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv64-fp.cspec
GP-2905: Fixed regression in handling of spacebase register values that
2023-02-07 10:51:56 -05:00
riscv64.cspec
GP-2905: Fixed regression in handling of spacebase register values that
2023-02-07 10:51:56 -05:00
riscv64.dwarf
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.csr.sinc
GP-358_emteere Minor RISV code review changes
2020-11-03 16:41:29 -05:00
riscv.custom.sinc
GP-4047: Fixed RISC-V custom instruction sleigh patterns
2023-11-16 16:53:58 +00:00
riscv.ilp32d.slaspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.instr.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.ldefs
GP-5051: Distinct qemu-system launcher.
2024-12-04 08:43:26 -05:00
riscv.lp64d.slaspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.opinion
Opinion fix
2020-11-03 16:41:27 -05:00
riscv.priv.sinc
GP-358_emteere Minor RISV code review changes
2020-11-03 16:41:29 -05:00
riscv.reg.sinc
GP-2878 Adjusted RISCV function start pattern totalbits and postbits and instruction flow / decode changes, don't decode 0x0000 as unimpl
2022-12-01 19:33:53 -05:00
riscv.rv32a.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32b.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32d.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32f.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32i.sinc
GP-3217 RISCV JAL/JALR goto/call fix for T0 register
2023-03-20 20:44:59 +00:00
riscv.rv32k.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32m.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32p.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv32q.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64a.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64b.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64d.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64f.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64i.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64k.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64m.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64p.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rv64q.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.rvc.sinc
GP-2878 Adjusted RISCV function start pattern totalbits and postbits and instruction flow / decode changes, don't decode 0x0000 as unimpl
2022-12-01 19:33:53 -05:00
riscv.rvv.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
riscv.table.sinc
GP-2878 Adjusted RISCV function start pattern totalbits and postbits and instruction flow / decode changes, don't decode 0x0000 as unimpl
2022-12-01 19:33:53 -05:00
riscv.zi.sinc
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV32G.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV32GC.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV32I.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV32IC.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV32IMC.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV64G.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV64GC.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV64I.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00
RV64IC.pspec
Update to RISCV processor module
2020-11-03 16:41:26 -05:00